

September 1986 Revised July 2001

### **DM74164**

## 8-Bit Serial In/Parallel Out Shift Registers

### **General Description**

These 8-bit shift registers feature gated serial inputs and an asynchronous clear. A LOW logic level at either serial input inhibits entry of the new data, and resets the first flipflop to the LOW level at the next clock pulse, thus providing complete control over incoming data. A HIGH logic level on either input enables the other input, which will then determine the state of the first flip-flop. Data at the serial inputs may be changed while the clock is HIGH or LOW, but only information meeting the setup and hold time requirements will be entered. Clocking occurs on the LOW-to-HIGH level transition of the clock input. All inputs are diode-clamped to minimize transmission-line effects.


### **Features**

- Gated (enable/disable) serial inputs
- Fully buffered clock and serial inputs
- Asynchronous clear
- Typical clock frequency 36 MHz
- Typical power dissipation 185 mW

### **Ordering Code:**

Order Number	Package Number	Package Description
DM74164	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

### **Connection Diagram**



### **Function Table**

Inputs				Outputs				
Clear	Clock	Α	В	$Q_A$	Q <sub>B</sub>	•••	Q <sub>H</sub>	
L	Х	Х	Χ	L	L		L	
Н	L	Х	Χ	$Q_{A0}$	$Q_{B0}$		$Q_{H0}$	
Н	1	Н	Н	Н	$Q_{An}$		$Q_Gn$	
Н	1	L	Χ	L	$Q_An$		$Q_Gn$	
Н	1	Х	L	L	$Q_{An}$		$Q_Gn$	

- H = HIGH Level (steady state) L = LOW Level (steady state)
- X = Don't Care (any input, including transitions)
- $\uparrow$  = Transition from LOW-to-HIGH level  $Q_{A0},~Q_{B0},~Q_{H0}$  = The level of  $Q_A,~Q_B,~$  or  $Q_H,$  respectively, before the indicated steady-state input conditions were established.

 $Q_{An}$ ,  $Q_{Gn}$  = The level of  $Q_A$  or  $Q_G$  before the most recent  $\uparrow$  transition of the clock; indicates a one-bit shift.

# Logic Diagram SERIAL $A = \frac{(1)}{(2)}$ INPUTS $B = \frac{(1)}{(2)}$ (13) | Q<sub>H</sub> (5) Q<sub>C</sub> (12) Q<sub>G</sub> **Timing Diagram** CLEAR SERIAL INPUTS CLOCK OUTPUTS CLEAR CLEAR

### **Absolute Maximum Ratings**(Note 1)

Supply Voltage 7V Input Voltage 5.5V Operating Free Air Temperature Range 0°C to +70°C Storage Temperature Range  $-65^{\circ}\text{C}$  to +150°C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

### **Recommended Operating Conditions**

Symbol	Parameter		Min	Nom	Max	Units	
V <sub>CC</sub>	Supply Voltage		4.75	5	5.25	V	
V <sub>IH</sub>	HIGH Level Input Voltage		2			V	
V <sub>IL</sub>	LOW Level Input Voltage				0.8	V	
ОН	HIGH Level Output Current				-0.4	mA	
OL	LOW Level Output Current				8	mA	
CLK	Clock Frequency (Note 2)		0		25	MHz	
W	Pulse Width	Clock	20			no	
	(Note 2)	Clear	20			ns	
SU	Data Setup Time (Note 2)		15			ns	
Н	Data Hold Time (Note 2)		5			ns	
T <sub>A</sub>	Free Air Operating Temperature		0		70	°C	

Note 2:  $T_A = 25^{\circ}C$  and  $V_{CC} = 5V$ .

### **Electrical Characteristics**

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 3)	Max	Units
VI	Input Clamp Voltage	V <sub>CC</sub> = Min, I <sub>I</sub> = -14 mA			-1.5	V
V <sub>OH</sub>	HIGH Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$	2.4	3.2		V
V <sub>OL</sub>	LOW Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$		0.2	0.4	V
I <sub>I</sub>	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$			1	mA
I <sub>IH</sub>	HIGH Level Input Current	$V_{CC} = Max, V_I = 2.4V$			40	μΑ
I <sub>IL</sub>	LOW Level Input Current	$V_{CC} = Max, V_I = 0.4V$			-1.6	mA
Ios	Short Circuit Output Current	V <sub>CC</sub> = Max (Note 4)	-9		-27.5	mA
I <sub>CC</sub>	Supply Current	V <sub>CC</sub> = Max (Note 5)		37	54	mA

Note 3: All typicals are at  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ .

Note 4: Not more than one output should be shorted at a time.

Note 5: I<sub>CC</sub> is measured with all outputs OPEN, SERIAL inputs grounded, the CLOCK input at 2.4V, and a momentary ground, then 4.5V, applied to the CLEAR input.

### **Switching Characteristics**

at  $V_{CC} = 5V$  and  $T_A = 25^{\circ}C$ 

	Parameter						
Symbol		From (Input)	C <sub>L</sub> = 15 pF		C <sub>L</sub> = 50 pF		Units
		To (Output)	Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock Frequency		25				MHz
t <sub>PLH</sub>	Propagation Delay Time LOW-to-HIGH Level Output	Clock to Output		27		30	ns
t <sub>PHL</sub>	Propagation Delay Time HIGH-to-LOW Level Output	Clock to Output		32		37	ns
t <sub>PHL</sub>	Propagation Delay Time HIGH-to-LOW Level Output	Clear to Output		36		42	ns

#### Physical Dimensions inches (millimeters) unless otherwise noted 0.740 - 0.770 (18.80 - 19.56)0.090 (2.286) 14 13 12 14 13 12 11 10 9 8 INDEX AREA 0.250 + 0.010 (6.350±0.254) PIN NO. 1 IDENT 1 2 3 4 5 6 7 1 2 3 $\frac{\text{u.U92}}{(2.337)} \text{ DIA}$ 0.030 MAX (0.762) DEPTH OPTION 1 OPTION 02 $0.135 \pm 0.005$ $\frac{0.300 - 0.320}{(7.620 - 8.128)}$ $(3.429 \pm 0.127)$ 0.065 0.060 (1.524) 0.145 - 0.2004° TYP Optional (1.651) (3.683 - 5.080)95°±5° $\frac{0.008 - 0.016}{(0.203 - 0.406)}$ TYP 0.020 (0.508) MIN 0.125 - 0.150 $0.075 \pm 0.015$ (3.175 - 3.810)0.280 (1.905 ± 0.381) (7.112) MIN 0.014 -- 0.023 $\frac{0.100 \pm 0.010}{(2.540 \pm 0.254)}$ TYP (0.356 - 0.584) $\frac{0.050 \pm 0.010}{(1.270 - 0.254)} \text{ TYP}$ 0.325 +0.040 -0.015 8.255 + 1.016

14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N14A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.