National Semiconductor

# 54191/DM54191/DM74191 Synchronous Up/Down 4-Bit Binary Counter with Mode Control

#### **General Description**


This circuit is a synchronous, reversible, up/down counter. The 191 is a 4-bit binary counter. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change simultaneously when so instructed by the steering logic. This mode of operation eliminates the output counting spikes normally associated with asynchronous (ripple clock) counters.

The outputs of the four master-slave flip-flops are triggered on a low-to-high level transition of the clock input, if the enable input is low. A high at the enable input inhibits counting. Level changes at either the enable input or the down/ up input should be made only when the clock input is high. The direction of the count is determined by the level of the down/up input. When low, the counter counts up and when high, it counts down.

This counter is fully programmable; that is, the outputs may be preset to either level by placing a low on the load input and entering the desired data at the data inputs. The output will change independent of the level of the clock input. This feature allows the counters to be used as modulo-N dividers by simply modifying the count length with the preset inputs. The clock, down/up, and load inputs are buffered to lower the drive requirement; which significantly reduces the number of clock drivers, etc., required for long parallel words. Two outputs have been made available to perform the cascading function: ripple clock and maximum/minimum count. The latter output produces a high-level output pulse with a duration approximately equal to one complete cycle of the clock when the counter overflows or underflows. The ripple clock output produces a low-level output pulse equal in width to the low-level portion of the clock input when an overflow or underflow condition exists. The counters can be easily cascaded by feeding the ripple clock output to the enable input of the succeeding counter if parallel clocking is used, or to the clock input if parallel enabling is used. The maximum/minimum count output can be used to accomplish look-ahead for high-speed operation.

#### Features

- Single down/up count control line
- Count enable control input
- Ripple clock output for cascading
- Asynchronously presettable with load control
- Parallel outputs
- Cascadable for n-bit applications
- Alternate Military/Aerospace device (54191) is available. Contact a National Semiconductor Sales Office/ Distributor for specifications.



©1995 National Semiconductor Corporation TL/F/6562

RRD-B30M105/Printed in U. S. A

June 1989

### Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	5.5V
Operating Free Air Temperature Ra	ange
DM54 and 54	-55°C to +125°C
DM74	0°C to +70°C
Storage Temperature Range	-65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

### **Recommended Operating Conditions**

Symbol	Parameter	rameter DM54191 DM74	DM74191		Units				
Gymbol	Farameter	Min	Nom	Max	Min	Nom	Max	Units	
V <sub>CC</sub>	Supply Voltage		4.5	5	5.5	4.75	5	5.25	V
V <sub>IH</sub>	High Level Input Voltage		2			2			V
VIL	Low Level Input Voltage				0.8			0.8	V
I <sub>OH</sub>	High Level Output Current				-0.8			-0.8	mA
I <sub>OL</sub>	Low Level Output Current				16			16	mA
fCLK	Clock Frequency (Note 4)		0		20	0		20	MHz
t <sub>W</sub>	Pulse Width	Clock	25			25			ns
(Note	(Note 4)	Load	35			35			115
t <sub>SU</sub>	Data Setup Time (Note 4)		28			28			ns
t <sub>H</sub>	Hold Time (Note 4)		0			0			ns
t <sub>REL</sub>	Load Release Time (Note 4)		30			30			ns
T <sub>A</sub>	Free Air Operating Temperature		-55		125	0		70	°C

## Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)


Symbol	Parameter	Conditi	ons	Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -12 \text{ mA}$				-1.5	V
V <sub>OH</sub>	High Level Output Voltage	$V_{CC} = Min, I_{OH}$ $V_{IL} = Max, V_{IH}$		2.4	3.4		v
V <sub>OL</sub>	Low Level Output Voltage	$V_{CC} = Min, I_{OL}$ $V_{IH} = Min, V_{IL}$	-		0.2	0.4	v
lj –	Input Current @ Max Input Voltage	$V_{CC} = Max, V_{I}$	= 5.5V			1	mA
I <sub>IH</sub>	High Level Input Current	$V_{CC} = Max$ $V_I = 2.4V$	Enable			120	μΑ
			Others			40	
IIL	Low Level Input Current	$V_{CC} = Max$ $V_I = 0.4V$	Enable			-4.8	– mA
			Others			-1.6	
I <sub>OS</sub>		V <sub>CC</sub> = Max (Note 2)	DM54	-20		-65	– mA
			DM74	-18		-65	
ICC		V <sub>CC</sub> = Max	DM54		65	99	- mA
		(Note 3)	DM74		65	105	


**Note 1.** All typicals are at  $V_{CC} = 5V$ ,  $T_A = 25$  C. **Note 2:** Not more than one output should be shorted at a time.


Note 3:  $I_{CC}$  is measured with all inputs grounded and all outputs open.

Note 4:  $T_{A}\,=\,25^{\circ}C$  and  $V_{CC}\,=\,5V.$ 

Symbol	Parameter	From (Input)	R <sub>L</sub> = 400Ω	., C <sub>L</sub> = 15 pF	Unite
Symbol		To (Output)	Min	Max	
f <sub>MAX</sub>	Maximum Clock Frequency		20		MHz
t <sub>PLH</sub>	Propagation Delay Time Low to High Level Output	Load to Any Q		33	ns
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output	Load to Any Q		70	ns
t <sub>PLH</sub>	Propagation Delay Time Low to High Level Output	Data to Any Q		22	ns
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output	Data to Any Q		70	ns
t <sub>PLH</sub>	Propagation Delay Time Low to High Level Output	Clock to Ripple Carry		20	ns
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output	Clock to Ripple Carry		24	ns
t <sub>PLH</sub>	Propagation Delay Time Low to High Level Output	Clock to Any Q		24	ns
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output	Clock to Any Q		36	ns
t <sub>PLH</sub>	Propagation Delay Time Low to High Level Output	Clock to Max/Min		42	ns
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output	Clock to Max/Min		52	ns
t <sub>PLH</sub>	Propagation Delay Time Low to High Level Output	Down/Up to Ripple Carry		45	ns
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output	Down/Up to Ripple Carry		45	ns
t <sub>PLH</sub>	Propagation Delay Time Low to High Level Output	Down/Up to Max/Min		33	ns
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output	Down/Up to Max/Min		33	ns
t <sub>PLH</sub>	Propagation Delay Time Low to High Level Output	Enable G to Ripple Carry		24	ns
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output	Enable G to Ripple Carry		24	ns







National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.